



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/750,051	12/29/2000	Shogo Fujimori	1614.1109	7012

21171 7590 09/27/2004

STAAS & HALSEY LLP
SUITE 700
1201 NEW YORK AVENUE, N.W.
WASHINGTON, DC 20005

EXAMINER

GARCIA OTERO, EDUARDO

ART UNIT

PAPER NUMBER

2123

DATE MAILED: 09/27/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/750,051

Applicant(s)

FUJIMORI ET AL.

Examiner

Eduardo Garcia-Otero

Art Unit

2123

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 04 August 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-22 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-22 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION: Final Action

Introduction

1. Title is: NOISE COUNTERMEASURE DETERMINATION METHOD AND APPARATUS AND STORAGE MEDIUM.
2. First named inventor is: FUJIMORI.
3. Claims 1-22 have been submitted, examined, and rejected.
4. Priority is claimed to Japanese patent application 2000-138681 filed May 11, 2000 and also to Japanese patent application 2000-159100 filed May 29, 2000.

Index of Prior Art

5. **Tsuchida** refers to US patent 5,559,997, issued September 24, 1996.
6. **Dorf** refers to The Electrical Engineering Handbook, Second Edition, Richard C. Dorf, CRC Press, 1997, pages 2265-2272.
7. **Guo** refers to US patent 6,597,808, filed December 6, 1999.
8. **Koford** refers to US patent 6,493,658 filed April 19, 1994.

Applicant Remarks

9. SPECIFICATION FOREIGN PRIORITY. Applicant Remarks page 9 cites 37 CFR 1.55(a) "... the filing date of one or more foreign applications". Thus, Applicant is correct that priority may be claimed to one or more foreign applications. The prior objection to the specification is withdrawn.
10. OTHER SPECIFICATION FORMALITIES. Applicant has amended the specification and thus overcome the other objections.
11. INDEFINITE CLAIMS. Applicant Remarks page 10 unpersuasively asserts that the claim 2 term "categorizing the noise" is definite, and cites the Cambridge International Dictionary of English as putting "things into groups with the same features". The Cambridge International Dictionary of English is not a technical dictionary, and "categorizing the noise" appears to be a technical term. For example, specification page 2 line 19 states "reflection noise and crosstalk noise". Possibly Applicant intends categorizing into those two categories, and possibly additional categories. Also, perhaps Applicant intends categorizing based upon frequency, or perhaps based upon magnitude, or perhaps categorizing as important or trivial.

Art Unit: 2123

Identifying noise, isolating noise, and categorizing noise are complex technical processes.

Please clarify.

12. Applicant Remarks page 9 asserts “it is understood by those skilled in the art that...possible categories.” The Examiner will carefully consider any references supplied by the Applicant in the future that support this assertion. Thus, the indefiniteness rejection of claim 2 is maintained.
13. The Examiner withdraws the indefiniteness rejection of claim 5, due to Applicant’s amendments.
14. TSUCHIDA, 35 USC 102(b). Applicant Remarks page 10-12 unpersuasively asserts that Tsuchida does not disclose all the claimed features. For example, Applicant asserts that Tsuchida does not teach how noise countermeasures are “determined”. Emphasis in original. Please see FIG 1 element 2103, and note the looping path through 2103, 2104, 2105, 2106, 2107, 2109, and 2103.
15. TSUCHIDA IN VIEW OF DORF, 35 USC 103, CLAIMS 1-3. Applicant Remarks page 12. The rejection of claims 1-3 under 35 USC 103 is withdrawn per applicant’s persuasive assertions. The Examiner regrets what appears to have been a typographical error. Note that claims 1-3 are rejected under 35 USC 102(b) above.
16. TSUCHIDA IN VIEW OF DORF, 35 USC 103, CLAIMS 4 AND 13. Applicant Remarks page 12-13. Applicant asserts that Tsushida does not “implicitly teach towards the importance of staying above the minimum voltage during the undershoot”. No logical analysis is provided by Applicant in support of said assertion. Thus, the motivational statement is maintained, and is repeated here for convenience: “At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to use Dorf to modify Tsuchida. One of ordinary skill in the art would have started with Tsuchida column 16 line 24 as disclosing an “allowable range” of voltage for the overshoot, and then looked to Dorf for classical transient response analysis to also keep the undershoot within the allowable range, because a voltage outside of (above or below) the allowable range may cause undesired and/or indefinite results. Note that Tsuchida FIG 8c and 8d each have the first undershoot (or ringback) equal to the minimum voltage of the allowable range. Thus,

Art Unit: 2123

Tsuchida implicitly teaches towards the importance of staying above the minimum voltage during the undershoot.”

17. TSUCHIDA IN VIEW OF GUO, 35 USC 103, CLAIMS 5 AND 14. Applicant Remarks page 13 asserts that the rejection’s motivational statement is not adequate. Applicant does not provide any logical analysis in support of said assertion. Thus, the motivational statement is maintained, and is repeated here for convenience: “At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to use Guo to modify Tsuchida. One of ordinary skill in the art would have started with Tsuchida column 16 line 24 as disclosing an “allowable range” of voltage for the overshoot, and then looked to Guo for common techniques of characterizing distance between points. Note that Guo discloses three separate techniques for assessing distance, and that the first (radial distance) and third (Manhattan distance) techniques appear directly related by the square root of two. Specifically, the Manhattan distance equals the radial distance times the square root of two, where the Manhattan distance equals the full width of the bounding box.”
18. TSUCHIDA IN VIEW OF GUO, 35 USC 103, CLAIMS 6 AND 15. Applicant Remarks page 14 asserts that the claim 6 limitation “... optimum wiring topology” is not disclosed by the cited prior art. However, note the iterative loop in Tsuchida FIG 1, which is an optimizing iterative loop.
19. The remaining rejections are repeated below, slightly modified in view of the amendments to the claims.

35 USC § 112-Second Paragraph-indefinite claims

20. The following is a quotation of the second paragraph of 35 U.S.C. 112: The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
21. **Claims 2 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite** for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
22. In claim 2, the term “**categorizing the noise**” is not adequately defined. Specifically, the possible categories are not defined.

Claim Interpretation

23. **The claim language is interpreted in light of the specification.** Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).
24. In claim 1 and throughout the claims, the term “**noise**” is interpreted broadly as any unwanted signals that produce undesired effects, including electric characteristics such as signal delay, electromagnetic radiation, reflection, and cross talk.
25. In claim 4, the term “**ringback**” is interpreted as the “undershoot”, per Dorf page 2271 equation (100.27) for transient responses. The oscillations in Dorf FIG 100.6 in response to a step input are commonly known as “ringing”.
26. In claim 5, the term “Manhattan distance” is interpreted per Guo at column 6 lines 35-49:
27. One technique for assessing distance is to determine whether one end point is within a predetermined radial distance from the other end point. See FIG. 11A. We refer to this as a circular distance function. Another technique is to define a square bounding box of predetermined size around one end point and to determine whether the other end point is within that bounding box. See FIG. 11B. We refer to this as the square distance function. A third technique is to define a square bounding box of predetermined size around one end point and then to rotate the bounding box around that end point to determine if at any rotational orientation the second end point falls within the bounding box. This will occur, if at all, when one corner of the bounding box lies on a line between the two end points. See FIG. 11C. We call this the Manhattan distance function.

Claim Rejections - 35 USC § 102(b)

28. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action: A person shall be entitled to a patent unless – (b) the invention was patented or described in a printed publication in this or a foreign country

Art Unit: 2123

or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

29. **Claim 1-3, 7-12, and 16-22 are rejected under 35 U.S.C. 102(b) as being anticipated.**
30. Claim 1 is rejected under 35 U.S.C. 102(b) as being anticipated by Tsuchida.
31. Claim 1 is an independent method claim with 2 limitations, numbered by the Examiner for clarity.
32. [1]-**“calculating recommended circuit information considered to minimize a noise by use of at least one formula, based on input circuit information amounting to at least one net of a target circuit which is to be subjected to a noise analysis”** is disclosed by Tsuchida Abstract “noise reduction component addition” and FIG 1 “addition of noise reduction component” and “rated value change” and “all changeable parts”.
33. [2]-**“comparing the input circuit information and the recommended circuit information, and determining a differing portion of the recommended circuit information differing from the input circuit information, as noise countermeasure”** is disclosed by Tsuchida FIG 1 “addition of noise reduction component” and “rated value change” and “all changeable parts”.
34. Claims 2-3 and 7-9 and 20-22 are rejected under 35 U.S.C. 102(b) as being anticipated by Tsuchida.
35. Claims 2-3 and 7-9 and 20-22 depend directly or indirectly from claim 1.
36. Claim 2 has 3 limitations, numbered by the Examiner for clarity.
37. [1]-**“creating a simulation model of the input circuit information after determining the noise countermeasures in said step (b)”** is disclosed by Tsuchida FIG 1 “simulation”.
38. [2]-**“carrying out a circuit simulation using the simulation model, to calculate a signal waveform propagating through a wiring of the target circuit to check whether or not a noise exceeding a tolerable range exists in the signal waveform”** is disclosed by Tsuchida FIG 1 “simulation” and “expected operation”.
39. [3]-**“categorizing the noise existing as a result of the noise check and optimizing the determined noise countermeasures to only portions related to the noise”** is disclosed by Tsuchida FIG 1 “simulation” and “expected operation” and “addition of noise reduction component”.

Art Unit: 2123

40. In claim 3, **“outputting a range of a damping resistance as the recommended circuit information, based on a minimum voltage VIH-1 and a maximum voltage VIH-2 which guarantee a normal operation of the target circuit, by taking a damping resistance which makes a first rising voltage of an input waveform at a receiving end of the target circuit equal to the minimum voltage VIH-1 as a maximum value of the range, and taking a damping resistance which makes the first rising voltage of the input waveform at the receiving end of the target circuit equal to the maximum voltage VIH-2 as a minimum value of the range”** is disclosed by Tsuchida FIG 8a-8d, and column 16 line 42 **“allowable range... 7V... 5V... then the terminal resistance... 70 to 80Ω.”**
41. In claim 7: [1]-**“creating a simulation model of input circuit information made up of circuit information of a target net which is to be subjected to the noise analysis and circuit information of an adjacent net which is adjacent to the target net, after determining the noise countermeasures”** is disclosed by Tsuchida FIG 1 **“simulation”** and **“expected operation”** and **“addition of noise reduction component”**.
42. [2]-**“carrying out a circuit simulation using the simulation model, to obtain a noise combined waveform by combining a crosstalk noise waveform and a signal waveform propagating through the target net which are calculated, and to check whether or not a noise exceeding a tolerable range exists based on the noise combined waveform”** is disclosed by Tsuchida column 2 line 34 and column 16 line 33 **“cross talk”**.
43. [3]-**“categorizing the noise existing as a result of the noise check, and optimizing the determined noise countermeasures to only portions of the noise”** is disclosed by Tsuchida FIG 1 **“simulation”** and **“expected operation”** and **“addition of noise reduction component”**.
44. In claim 8, **“said creating a simulation model creates the simulation model by assuming that the circuit information of the adjacent net is related to a net which has the same structure as the target net and is adjacent to the target net with a constant pattern gap formed therebetween”** is disclosed by Tsuchida FIG 1 **“simulation”** and **“expected operation”** and **“addition of noise reduction component”** and column 2 lines 31-35 **“design rule... cross talk... parallel routes”** and column 26 lines 1-10 **“design rules... interval 0.1 mm... looks for a design rule according to which the parameter value satisfies a requirement”**.

Art Unit: 2123

45. In claim 9, **“said creating a simulation model and said carrying out a circuit simulation using the simulation model are repeated while changing the pattern gap, so as to obtain a minimum pattern gap with which the noise obtained as a result of the noise check carried out in said carrying out a circuit simulation using the simulation model does not exceed the tolerable range, and said comparing the input circuit information and the recommended circuit information determines the minimum pattern gap as the noise countermeasures”** is disclosed by Tsuchida FIG 1 “simulation” and “expected operation” and “addition of noise reduction component” and column 2 lines 31-35 “design rule... cross talk... parallel routes” and column 26 lines 1-10 “design rules... interval 0.1 mm... looks for a design rule according to which the parameter value satisfies a requirement”
46. In claim 20, **“carrying out at least one of a circuit rule check and a wiring topology check with respect to the input circuit information”** is disclosed by Tsuchida FIG 1 “simulation” and “expected operation” and “addition of noise reduction component” and column 2 lines 31-35 “design rule... cross talk... parallel routes” and column 26 lines 1-10 “design rules... interval 0.1 mm... looks for a design rule according to which the parameter value satisfies a requirement”.
47. In claim 21, **“outputting an advice based on a check result”** is disclosed by Tsuchida FIG 1 “PC BOARD LAYOUT” and “addition of noise reduction component”.
48. In claim 22, **“correcting the input circuit information based on the advice output”** is disclosed by Tsuchida FIG 1 “PC BOARD LAYOUT” and “addition of noise reduction component”.
49. Claims 10-12 and 16-18 are “apparatus” claims with the same limitations as “method” claims 1-3 and 7-9, and are rejected for the same reasons respectively.
50. Claim 19 is a “computer readable storage media” claim with the same limitations as “method” claim 1, and is rejected for the same reasons

Claim Rejections - 35 USC § 103

51. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action: (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been

Art Unit: 2123

obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

52. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows: Determining the scope and contents of the prior art.

Ascertaining the differences between the prior art and the claims at issue. Resolving the level of ordinary skill in the pertinent art. Considering objective evidence present in the application indicating obviousness or nonobviousness.

53. Claims 4-6 and 13-15 are rejected under 35 U.S.C. 103(a) as being unpatentable.

54. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Tsuchida in view of Dorf.

55. Tsuchida teaches the limitations of claims 1-3 as discussed above.

56. Tsuchida does not disclose the additional limitation.

57. **“comparing a damping resistance which makes a voltage at a time of a ringback equal to the minimum voltage VIH-1 and the minimum value of the damping resistance, and outputting a larger one of the damping resistance”** is disclosed by Dorf page 2271 equation (100.27) “undershoot” for transient responses. The oscillations in Dorf FIG 100.6 in response to a step input are commonly known as “ringing” (like ringing a bell).

58. MOTIVATION FOR CLAIM 4. At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to use Dorf to modify Tsuchida. One of ordinary skill in the art would have started with Tsuchida column 16 line 24 as disclosing an “allowable range” of voltage for the overshoot, and then looked to Dorf for classical transient response analysis to also keep the undershoot within the allowable range, because a voltage outside of (above or below) the allowable range may cause undesired and/or indefinite results. Note that Tsuchida FIG 8c and 8d each have the first undershoot (or ringback) equal to the minimum voltage of the allowable range. Thus, Tsuchida implicitly teaches towards the importance of staying above the minimum voltage during the undershoot.

59. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Tsuchida in view of Guo.

60. Tsuchida does not disclose the additional limitation.

Art Unit: 2123

61. **“outputting the input circuit information that includes as, a wiring length that is substantially a Manhattan distance that is determined based on positions of part pins forming the target circuit and a wiring topology”** is disclosed by Guo at column 6 lines 35-49:
62. One technique for assessing distance is to determine whether one end point is within a predetermined radial distance from the other end point. See FIG. 11A. We refer to this as a circular distance function. Another technique is to define a square bounding box of predetermined size around one end point and to determine whether the other end point is within that bounding box. See FIG. 11B. We refer to this as the square distance function. A third technique is to define a square bounding box of predetermined size around one end point and then to rotate the bounding box around that end point to determine if at any rotational orientation the second end point falls within the bounding box. This will occur, if at all, when one corner of the bounding box lies on a line between the two end points. See FIG. 11C. We call this the Manhattan distance function.
63. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Tsuchida in view of Guo.
64. [1]-**“creating a simulation model of the input circuit information after determining the noise countermeasures”** disclosed by Tsuchida FIG 1 “simulation” and “expected operation” and “addition of noise reduction component”.
65. [2]-**“carrying out a circuit simulation using the simulation model, to calculate a signal waveform propagating through the wiring of the target circuit and to check whether or not a noise exceeding a tolerable range exists in the signal waveform”** is disclosed by Tsuchida FIG 1 “simulation” and “expected operation” and “addition of noise reduction component”.

Art Unit: 2123

66. [3]-“repeating the creating a simulation model and the carrying out a circuit simulation using a plurality of wiring topologies, and determining an optimum wiring topology from the noise check carried out in said carryout a circuit simulation using the simulation model to use in said outputting input circuit information so that the optimum wiring topology is determined as the noise countermeasures in said comparing the input circuit information and the recommended circuit information” is disclosed by Tsuchida FIG 1 “simulation” and “expected operation” and “addition of noise reduction component”.
67. MOTIVATION FOR CLAIMS 5 AND 6. At the time the invention was made, it would have been obvious to a person of ordinary skill in the art to use Guo to modify Tsuchida. One of ordinary skill in the art would have started with Tsuchida column 16 line 24 as disclosing an “allowable range” of voltage for the overshoot, and then looked to Guo for common techniques of characterizing distance between points. Note that Guo discloses three separate techniques for assessing distance, and that the first (radial distance) and third (Manhattan distance) techniques appear directly related by the square root of two. Specifically, the Manhattan distance equals the radial distance times the square root of two, where the Manhattan distance equals the full width of the bounding box.
68. Claims 13-15 are “apparatus” claims with the same limitations as “method” claims 4-6, and are rejected for the same reasons respectively.

FINAL OFFICE ACTION

69. THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2123

Conclusion

70. All claims are rejected.

71. The prior objection to the Specification is withdrawn.

Communication

72. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Eduardo Garcia-Otero whose telephone number is 703-305-0857. The examiner can normally be reached on Monday through Thursday from 9:00 AM to 7:00 PM. If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Kevin Teska, can be reached at (703) 305-9704. The fax phone number for this group is 703-872-9306. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the group receptionist, whose telephone number is (703) 305-3900.

* * * *


KEVIN TESKA
SUPERVISORY
PATENT EXAMINER